

(12) UK Patent Application (19) GB (11) 2 321 353 (13) A

(43) Date of A Publication 22.07.1998

(21) Application No 9724435.4

(22) Date of Filing 20.11.1997

(30) Priority Data

(31) 9626229

(32) 18.12.1996

(33) GB

(71) Applicant(s)

Mitel Semiconductor Limited
(Incorporated in the United Kingdom)
Cheney Manor, SWINDON, Wiltshire, SN2 2QW,
United Kingdom

(72) Inventor(s)

Stephen Peter Graham

(74) Agent and/or Address for Service

Maurice Edward Casey
GEC Patent Department, Waterhouse Lane,
CHELMSFORD, Essex, CM1 2QX, United Kingdom

(51) INT CL⁶

H03D 7/18

(52) UK CL (Edition P)

H3R RMX

(56) Documents Cited

US 5532637 A

US 4558283 A

(58) Field of Search

UK CL (Edition P) H3R RMC RMX

INT CL⁶ H03B, H03D


Online: WPI, JAPIO, INSPEC

(54) Abstract Title

Image reject mixer arrangements

(57) In a mixer arrangement in which quadrature outputs from I and Q mixers are to be phase-shifted at 27, 28 with respect to one another by a further 90 degrees and summed at 29-32, the phase shift circuits 27, 28 are current driven by respective differential transconductance amplifiers 25, 26 and the summing is carried out by cascode-connected summing transistors 29-32 to minimise the number of bias current paths required and reduce power consumption. In a modification (fig.6 not shown), two summing transistors may be used instead of four. In the summing transistors 29-32, the wanted components of the I, Q output signals being in phase reinforce one another and the image signals being out of phase are cancelled.

Fig.4.



At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

Fig.1.




Fig.2.





Fig.3.



3 / 4
Fig.4.




Fig.5.




Fig.6.




Image-reject mixer arrangements

The present invention relates to image-reject mixer arrangements, and in particular although not exclusively to summing circuits for image-reject mixer arrangements.

In an image-reject mixer arrangement the quadrature output signals from I and Q
5 mixers are shifted in phase relative to one another by a further 90° and summed, the
“wanted” components of the I and Q output signals then being in phase and tending to
reinforce one another and the image signals being out of phase and tending to cancel.

In known image-reject mixer arrangements the mixer, phase-shift and summing
circuits are conventionally designed as discrete circuits each imposing its own bias current
10 demands upon the energising supply. However, where such an arrangement is to form part
of a miniaturised receiver, particularly a battery-powered receiver, it is desirable to keep
current drain on the power source to a minimum.

According to a first aspect of the present invention, in an image-reject mixer
arrangement in which quadrature I and Q output signals from I and Q mixers are arranged
15 to be phase-shifted relative to one another by ninety degrees and summed, current signals
corresponding to the I and Q output signals are arranged to be applied by way of
respective current mode phase shift circuits to at least one cascode-connected current
combining circuit.

According to a second aspect of the present invention, in an image-reject mixer
20 arrangement, quadrature I and Q output signals from respective mixers are arranged to be
applied by way of respective balanced transconductance amplifiers and respective current
mode phase shift circuits to at least one cascode-connected current combining circuit.

According to a third aspect of the present invention, an image-reject mixer

arrangement comprises, in respect of output signals from each of an I mixer and a Q mixer, an emitter-coupled pair of amplifier transistors to the base electrodes of which the output signals from the respective mixer are applied in antiphase, a current mode phase shifter and a pair of current combining transistors, the collector electrodes of the transistors of each pair of amplifier transistors being connected by way of the respective phase shifter to the emitter electrodes of the respective pair of current combining transistors and the collector electrodes of one pair of current combining transistors being connected to respective ones of the collector electrodes of the other pair of current combining transistors.

10 According to a fourth aspect of the present invention, an image-reject mixer arrangement comprises, in respect of output signals from each of an I mixer and a Q mixer, an emitter-coupled pair of amplifier transistors to the base electrodes of which the output signals from the respective mixer are applied in antiphase, and a current mode phase shifter having first and second outputs, the collector electrodes of the transistors of each pair of amplifier transistors being connected by way of the respective phase shifter to the emitter electrodes of a pair of current combining transistors, the emitter electrode of each transistor of said current combining pair of transistors being connected to an output of each of said phase shifters.

A monolithically formed image-reject mixer arrangement in accordance with any of the above aspects may have a lowermost plate of at least one phase shifter capacitor connected to the emitter electrode of a or the respective current combining transistor.

Image-reject mixer arrangements in accordance with the present invention will now be described by way of example with reference to the accompanying drawings, of which:-

Figure 1 shows schematically an image-reject mixer arrangement,

Figure 2 shows diagrammatically a conventional phase shift network,

Figure 3 shows diagrammatically a conventional circuit arrangement for image-reject mixing,

5 Figure 4 shows diagrammatically a first image-reject mixer arrangement in accordance with the present invention,

Figure 5 shows diagrammatically a current mode phase shift network as used in the arrangement of Figure 4, and

Figure 6 shows diagrammatically a second image-reject mixer arrangement in
10 accordance with the present invention.

Referring first to Figure 1, in a mixer arrangement incorporating I and Q mixers 1 and 2 the local oscillator signals applied to the two mixers are arranged to be in quadrature, for example by utilising respective phase shifters 3 and 4 to shift the phase of signals from a common local oscillator source by plus and minus 45° . If the I and Q
15 output signals are then shifted in phase relative to one another by a further 90° , for example by means of respective plus and minus 45° phase shifters 5 and 6, and added in a summing circuit 7, the signal components of the "wanted" sideband from the two output signals tend to reinforce one another while the signal components of the "image" sideband tend to cancel.

20 The phase-shift network shown in Figure 2 receives balanced, i.e. antiphase, signals at inputs 8 and 9 and provides signals at outputs 10 and 11 which are also in antiphase but which are shifted in phase relative to the signals at the inputs 8 and 9 in a sense and by an amount determined by the values of the resistors 12 and the capacitors 13.

Two such phase shift networks 14 and 15 may be utilised as shown in Figure 3, where antiphase I-channel signals applied by way of emitter-follower circuits 16 and 17 are shifted in phase by plus 45° and passed to an emitter-coupled pair of transistors 18, and antiphase Q-channel signals applied by way of emitter-follower circuits 19 and 20 are shifted in phase by minus 45° and passed to another emitter-coupled pair of transistors 21. Current output signals from the collector electrodes of the transistor pairs 18 and 21 are added at outputs 22 and 23.

In the cascade-connected circuit arrangement of Figure 3 each of the emitter followers 16, 17, 19 and 20, and the emitter-coupled pairs 18 and 21 requires its own current source 24.

Referring now to Figure 4 in an image-reject mixer arrangement in accordance with the present invention, antiphase I and Q-channel signals are applied to respective emitter-coupled transistor pairs 25 and 26 respectively. Current signals from the collector electrodes of these transistor pairs are shifted in phase by plus 45° and minus 45° by respective current mode phase shift networks 27 and 28 and then summed at outputs 33, 34 connected to the collector electrodes of transistors 29, 32 and transistors 30, 31 respectively. Transistors 29 and 30 are connected respectively in cascode with the transistors of pair 25, and transistors 31 and 32 are connected respectively in cascode with the transistors of pair 26, a bias potential being applied to the base electrodes of the transistors 29 to 32 over a common path 35. Only two current sources 36 are required, one for each emitter-coupled pair 25, 26, so the present circuit arrangement draws less current from the energising supply (not shown) than the circuit arrangement of Figure 3.

Figure 5 illustrates a phase shift network for operation in current mode, the

network being essentially similar to the voltage-mode network of Figure 2. In the arrangement shown in Figure 4 nodes 37 and 38 would be connected respectively to the collector electrodes of the transistors of a pair 25 or 26, while nodes 39 and 40 would be connected respectively to the emitter electrodes of transistors 29 and 30 or 31 and 32.

5 It has been found to be advantageous, when the arrangement is implemented monolithically as an integrated circuit on a semiconductor substrate, to connect each of the capacitors of the phase shifters 27, 28 so that their lowermost plate, which, being closest to the substrate, is the main cause of substrate parasitics, is connected to the emitter electrode of their associated combining transistor 29-32. In this way, the effects of the
10 parasitics are minimised because the voltages experienced at these nodes are smaller than those experienced at the nodes between the transistor pairs 25, 26 and the phase shifters 27, 28 due to the low input impedance of those emitters. This results in improved linearity.

Referring now to Figure 6 in a second image-reject mixer arrangement in
15 accordance with the present invention, antiphase I and Q channel signals are applied to respective emitter-coupled transistor pairs 25 and 26 respectively. Current signals from the collector electrodes of these transistor pairs are subsequently shifted in phase by plus 45° and minus 45° by respective current mode phase shift networks 27 and 28. The arrangement thusfar described is the same as that shown in Figure 4, from which reference
20 numerals have been retained for like elements. In the present circuit arrangement, current summation is performed at the emitter electrodes of summing transistors 41 and 42. The transistors 41, 42 are able to perform the desired summation in this way because their input impedance, defined by their emitter impedance, is substantially lower than the output

impedance of the phase shift networks 27, 28. The transistors 41, 42 do still however present a high impedance with output signals provided on outputs 43 and 44 because it is defined by the collector impedance of these transistors 41, 42. Transistors 41 and 42 are connected in cascode with transistors of both pairs 25 and 26, a bias potential being
5 applied to the base electrodes of the transistors 41 and 42 over a common path 35. As with the Figure 4 arrangement, only two current sources 36 are required, one for each emitter-coupled pair 25, 26, so the present circuit arrangement draws less current from the energising supply (not shown) than the circuit arrangement of Figure 3.

Here, as with the Figure 4 arrangement, it has been found to be advantageous to
10 connect the lowermost plate of each monolithically formed capacitor of the phase shifters 27, 28 to the emitter electrode of their associated combining transistor 41, 42.

Claims:-

1. An image-reject mixer arrangement in which quadrature I and Q output signals from I and Q mixers are arranged to be phase-shifted relative to one another by ninety degrees and summed, wherein current signals corresponding to the I and Q output signals
5 are arranged to be applied by way of respective current mode phase shift circuits to at least one cascode-connected current combining circuit.
2. An image-reject mixer arrangement wherein quadrature I and Q output signals from respective mixers are arranged to be applied by way of respective balanced transconductance amplifiers and respective current mode phase shift circuits to at least one
10 cascode-connected current combining circuit.
3. An image-reject mixer arrangement comprising, in respect of output signals from each of an I mixer and a Q mixer, an emitter-coupled pair of amplifier transistors to the base electrodes of which the output signals from the respective mixer are applied in antiphase, a current mode phase shifter and a pair of current combining transistors, the
15 collector electrodes of the transistors of each pair of amplifier transistors being connected by way of the respective phase shifter to the emitter electrodes of the respective pair of current combining transistors and the collector electrodes of one pair of current combining transistors being connected to respective ones of the collector electrodes of the other pair of current combining transistors.
- 20 4. An image-reject mixer arrangement comprising, in respect of output signals from each of an I mixer and a Q mixer, an emitter-coupled pair of amplifier transistors to the base electrodes of which the output signals from the respective mixer are applied in antiphase, and a current mode phase shifter having first and second outputs, the collector

electrodes of the transistors of each pair of amplifier transistors being connected by way of the respective phase shifter to the emitter electrodes of a pair of current combining transistors, the emitter electrode of each transistor of said current combining pair of transistors being connected to an output of each of said phase shifters.

- 5 5. A monolithically formed image-reject mixer arrangement in accordance with any preceding Claim in which a lowermost plate of at least one phase shifter capacitor is connected to the emitter electrode of a or the respective current combining transistor.



Application No: GB 9724435.4
Claims searched: ALL

Examiner: Mr. Sat Satkurunath
Date of search: 13 May 1998

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.P): H3R: RMC, RMX

Int CI (Ed.6): H03C, H03D

Other: Online: WPI, JAPIO, INSPEC

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
A	US 5532637 NORTHERN - see especially figure 4	1-4
A	US 4558283 SONY - see especially figures 11-13	1-4

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.